


## Introduction

ANDANTE aims to design and implement efficient hardware AI accelerators to perform AI functions like classification and segmentation based on analog, digital and spiking neural networks for Edge applications. Fourteen different designs (ASICs, SoCs and FPGAs) have been implemented, some of which including new embedded non-Volatile memories (FeFET, OXRAM, PCM) and in memory computing IPs in some of the designs to optimize the energy efficiency.

These designs are the basis of fourteen inference deployments in five different industrial domains, which are used to validate performances of these circuits at the Edge.



### SNN Core with On-Chip Learning

**ASIC 1.2 Always-on SNN Core**

- Target: Energy and area efficient SNN processor with on-chip learning
- Technology: STP28
- Memory type: 16/32B SRAM
- NN type: Spiking Neural Network (recurrent/forward) with max.512 resources running on real-time or accelerated
- Status: Under design, TapeOut Q4 2023
- Features: on-chip supervised/unsupervised on-chip learning with local plasticity; Dynamic sparse training; a. Sparse weight matrix storage; b. Mixed-timing design
- Key features compared to SOTA SNN chips:
  - When hardware-tensile on-chip learning
  - Sparse weight matrix radically reduces the on-chip memory footprint
  - Mixed-timing design combines advantages of both event- and syn. circuits
  - 1T1M PCM to store the parameters
  - 1T1M SRAM to replace time-multiplexed SRAM
- Silicon: Q1/Q2 2024, Area: ~3mm<sup>2</sup>
- Expected power consumption: Less than 100mW
- Use case: Low-dimensional signal inference and learning with on-chip memory, low-signals and simple vision task

### SynSense Audio Front-end

**ASIC 1.3 Audio Processing**

- Target: Low-power analog front-end trained for human speech applications. It performs analog filtering of a set of tunable bandpass filters for its processing by a Spiking Neural Network, not related to speech vision
- Technology: 40 nm TSMC
- Input bandwidth: 100 - 20 kHz
- Expected power consumption: ~ 300 uW
- Status: Silicon available
- Use case: 3.2 Under water signal classification, 5.1 Consumer Auxiliary processing

### STMicroelectronics Digital MCU with AI

**SoC 1.1 ST32-AI MCU**

- Target: SoC combining a Microcontroller STM32 microcontroller with AI acceleration via a neural processing unit for consumer applications
- Technology: 16 nm FinFET TSMC / SRAM
- Memory: SRAM, 4.2 Mbyte
- NN type: ANNCNN/Volo V3
- Expected efficiency: 3.3 TOPS/W
- Expected power consumption: ~ 300 mW
- Status: Silicon available
- Measured Performance:
  - ~14 tps
  - ~1 bit/clock of magnitude - SW solution on STM32H7 (Arm Cortex A7)
- Use case: consumer applications

### cea Digital ANN

**ASIC 2.1 NeuroCorgi**

- Target: Feature extractor circuit to address image classification, segmentation and detection for ANN applications minimizing the energy required per inference while having an extremely low latency.
- Technology: 22 nm FDSOI GF
- Memory: SRAM, ~600 kbytes / OXRAM
- NN type: ANNCNN/MobiNet V1
- Input throughput: images 1280 pixels (24 bits/RGB pixels) 1200x720 @30 FPS or 1280x640 @40 FPS or 640x480 @90 FPS
- Inference Latency: < 10 ns
- Expected efficiency: ~ 10 TOPS/W
- Expected power consumption: ~ 100 mW
- Status: Under testing
- Silicon: June 26th, 2023
- Use case: 2.1. Autonomous Weeding System, 2.2. Residue Pest and disease forecast, 3.1. Drone-USV 3.2 Under water signal classification, 3.3. 3D object detection and classification of road users based on Lidar and camera, 3.4. Robust autonomous landing

### csem Digital CNN

**SoC 2.1 Visage 2**

- Target: Neural Compute Engine (NCE) targeting NN acceleration for smart vision applications in digital life domain
- Technology: 28 nm FDSOI GF
- Memory: 3.1 MB SRAM, 0.5 MB MRAM
- NN type: ANNCNN classes
- Input throughput: CoreSIP @ 1600 Mbps DCMI @ 500 Mbps
- Expected efficiency: 10 TOPS/W
- Expected power consumption: 10 mW to 10 mW
- Status: Under design, Fab-in Q1 2024
- Silicon: Q2, 2024
- Use case: 5.2 vision-based human-computer interaction applications

### Fraunhofer IIS&EMFT: Mixed Signal ANN

**ASIC 3.1 Adelia 22 gen2**

- Target: Scalable and configurable mixed-signal inference accelerator with a multi-core architecture using analog in-memory computing for voice activity detection (VAD)
- Technology: 22 nm FDSOI GF
- Memory: SRAM, ~600 KB
- NN type: ANN
- Input throughput: Audio features up to 64x32x32x16
- Inference Latency: ~ 10 ms
- Accuracy: 82% min
- Expected efficiency: ~5 TOPS/W (estimated for 8b OPI)
- Expected power dissipation: 1mW
- Status: Silicon under test
- Use cases: 5.1d Voice activity detection (VAD)

### Fraunhofer IPMS: Mixed Signal ANN

**ASIC 3.1b IMC**

- Target: Flexible SoC for convolutional neural networks integrating multiply-accumulate (MAC) accelerators using FeFETs with a RISC-V microcontroller for person detection and classification.
- Technology: 28 nm SiLPU GF
- Memory: FeFET
- NN type: ANNCNN/Volo V3-Tiny
- Throughput: 20 inferences/typ
- Inference latency: 10 ms
- Accuracy: 91% mAP
- Expected efficiency: 20 TOPS/W
- Expected power dissipation: 10 mW
- Status: Fab-out July 2023
- Use case: 1.1 People counting and indoor positioning

### infineon Analog Neural Network (aNN)

**ASIC 3.2 aNN IMC**

- Target: Analog neural network (aNN) for tinyML applications. To be evaluated in the context color application.
- Technology: 28 nm HPC/TSMC
- Memory: SRAM, ~20 kbytes
- NN type: aNN
- Input throughput: 128 x 7 bit
- Inference Latency: 5 ms max
- Accuracy: 85% min
- Expected power dissipation: ~1 GOOPS/W
- Expected power consumption: 5 mW max
- Status: Silicon available and validated
- Use cases: UC3.2 color recognition

### THALES Detection, Classification and Segmentation of High Altitude Images

**FPGA-1: Hybrid Accelerator**

- Target: Detection, classification and segmentation of high altitude images using either ANN, SNN or a hybrid technology
- FPGA: Xilinx UltraScale+ MPSoC ZCU102
- Memory: up to 10MB
- Cores: iX00
- NN type: ANN, SNN (F)
- Accuracy: depends on the algorithm
- Status: FPGA under validation
- Expected power consumption: ~20W Use cases: 3.1 Drones/USV

### TECHNISCHE UNIVERSITÄT DRESDEN Online Learning Accelerator

**FPGA-2: GMAC**

- Target: Highly configurable general 16-bit floating-point online learning hardware accelerator (GMAC) for Recurrent Neural Network, Spiking RNN and Multilayer Perceptron tasks. Prototype for integration in their generation SpINNetwork system.
- FPGA: Virtex-7 / VC070
- Memory: 128KB
- NN type: RNN/SNN/MLP
- Accuracy: Depends on Algorithm
- Speedup:
  - 27x for pointwise Matrix operations
  - 44x for Vector-Matrix Multiplication
- Use for Transpose Vector-Matrix Multiplication
- Status: FPGA under validation
- Use cases: 1.1 People counting and indoor positioning

### imec SENECA Neuromorphic Accelerator

**FPGA-3 Neuromorphic Accelerator**

- Target: Multi-core neuromorphic architecture on the FPGA for event-based neural network. To be evaluated in the context of object detection.
- FPGA: Xilinx UltraScale+ HBM VC028
- Memory: 2MB per core
- Cores: 32
- NN type: Spiking Neural Network, Recurrent Neural Network, Hybrid Neural Network, Convolutional Neural Network, Object Detection Neural Network (YOLO)
- Features: Event-based processing, flexible neuron and learning support, deep-trait convolution.
- Status: FPGA implementation validated.
- Use cases: UC4.1 and UC4.2 object detection in X-ray and Ultrasound images/video

### BOEING Accelerated inference of DNN for runway detection

**FPGA-4: Runway detection**

- Target: runway detection during landing manoeuvres
- FPGA: Xilinx Zynq UltraScale+ MPSoC ZCU102
- Memory: PL 512MB DDR4 component memory (256 MB x 512) device of 1500MB / 2400Mbps DR
- Cores: quad-core Arm® Cortex-A53, dual-core Cortex-R5
- NN type: Modified Volo V4
- Accuracy: 90%
- Expected power consumption: ~35W
- Status: FPGA implementation validated.
- Use cases: UC3.4 Robust autonomous landing

### gradiant Accelerated inference of DNN for object detection and image registration

**FPGA-5 Object detection and image registration**

- Target: Object detection, and image feature extraction
- FPGA: Xilinx Zynq UltraScale+ MPSoC ZCU102
- Memory: Mem Bandwidth: 1.073 MB/s, Mem IO: 390 MB
- Cores: RetinaNet-3, VGG19-2
- NN type: RetinaNet and VGG19
- Accuracy: RetinaNet mAP@0.5, for VGG19 it does not apply (is not a classification network)
- Expected power consumption: RetinaNet: 39.97 W, VGG19: 26.33 W
- Status: FPGA implementations validated.
- Use cases: UC3.4 Robust autonomous landing

### Televs Accelerated inference of DNN for process communication parameters

**FPGA-6 Command & control radio link**

- Target: Prediction of the status of the command-and-control radio link (C&C RLI) in Robust autonomous landing.
- FPGA: Xilinx Zynq UltraScale+ MPSoC
- Memory: 200K RAM Blocks
- Cores: Dual-Core + Video-Coder
- NN type: Dense DNN, MobNet V1
- Accuracy:
  - Expected power consumption: ~10W
  - Status: FPGA implementation validated.
  - Use cases: UC3.4 Robust autonomous landing

## Conclusion

Twelve of the fourteen designs are available, two others are in the final development phase. The first results show very good energy efficiency. A complete validation, in the associated use case, has already been carried out for some of them and for the others the test and evaluation are ongoing. These hardware solutions will be the basis of future highly energy efficient components and devices for Edge applications.

