

### Objectives

- Design of neuromorphic hardware: inference accelerators based on analog, digital and spiking neurons
- Design dedicated platforms for 5 application domains integrating the neuromorphic IP cores (ASICs, SoCs)
- Integrate and test the platforms and accelerators for their performance evaluation through 14 use cases

### Challenges

- 8 Design ASICs
  - 2 SNN ASICs
  - 2 Digital inference accelerators
  - 3 Mixed-signal inference accelerators with in-memory computing
  - Microcontroller with AI accelerator
- 6 Platforms

### Challenges

- Managing design complexity and several design types (digital, mixed-signal with analog in-memory computing) of a wide range of technologies down to 22 nm
- HW/SW co-design of neuromorphic hardware
- HW/SW integration and test of neuromorphic accelerators and sensors for various applications in the same platform

### Benefits

- High energy efficiency
- Low latency
- Data privacy
- High integration

